# Low Charge Injection 16-Channel High Voltage Analog Switch 

## Features

- HVCMOS technology for high performance
- 16 Channels of high voltage analog switch
- 3.3 V input logic level compatible
- 20 MHz data shift clock frequency
- Very low quiescent power dissipation (-10 A )
- Low parasitic capacitance
- DC to 50 MHz small signal frequency response
- -60dB typical off-isolation at 5.0 MHz
- CMOS logic circuitry for low power
- Excellent noise immunity
- Cascadable serial data register with latches
- Flexible operating supply voltages


## Applications

- Medical ultrasound imaging
- NDT metal flaw detection
- Piezoelectric transducer drivers
- Optical MEMS modules


## General Description

The Supertex HV2601 is a low charge injection 16-channel high voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as medical ultrasound imaging and other piezoelectric transducer drivers.
Input data is shifted into a 16 -bit shift register that can then be retained in a 16 -bit latch. To reduce any possible clock feedthrough noise, the latch enable bar should be left high until all bits are clocked in. Data are clocked in during the rising edge of the clock. Using HVCMOS technology, this device combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

The device is suitable for various combinations of high voltage supplies, e.g., $\mathrm{V}_{\mathrm{PP}} / \mathrm{V}_{\mathrm{NN}}:+40 \mathrm{~V} /-160 \mathrm{~V},+100 \mathrm{~V} /-100 \mathrm{~V}$, and $+160 \mathrm{~V} /-40 \mathrm{~V}$.

## Block Diagram



## Ordering Information

| Device | Package Options |  |
| :---: | :---: | :---: |
|  | 48－Lead LQFP <br> $7.00 \times 7.00 \mathrm{~mm}$ body <br> 1.60 mm height（ max ） <br> 0.50 mm pitch | 48－Ball fpBGA <br> 7．00x8．00mm body <br> 1．20mm height（max <br> 0.75 mm pitch |
| HV2601 | HV2601FG－G | HV2601GA－G |

－G indicates package is RoHS compliant（＇Green＇）


## Absolute Maximum Ratings

| Parameter | Value |
| :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}$ Logic supply | -0.5 V to +7.0 V |
| $\mathrm{~V}_{\mathrm{PP}}-\mathrm{V}_{\text {NN }}$ differential supply | 220 V |
| $\mathrm{~V}_{\mathrm{PP}}$ Positive supply | -0.5 V to $\mathrm{V}_{\mathrm{NN}}+200 \mathrm{~V}$ |
| $\mathrm{~V}_{\text {NN }}$ Negative supply | +0.5 V to -200 V |
| Logic input voltage | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Analog signal range | $\mathrm{V}_{\text {NN }}$ to $\mathrm{V}_{\mathrm{PP}}$ |
| Peak analog signal current／channel | 3.0 A |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Power dissipation： |  |
| 48－Lead LQFP（FG） | 1.0 W |
| 48－Ball fpBGA（GA） | 1.5 W |

Absolute Maximum Ratings are those values beyond which damage to the device may occur． Functional operation under these conditions is not implied．Continuous operation of the device at the absolute rating level may affect device reliability．All voltages are referenced to device ground．

## Pin Configuration



48－Lead LQFP（FG） （top view）

菌のになかにな するのはかな のはのには ぽのはひ のほのかもの すかのかす。 すかのはか ほほになに

48－Ball fpBGA（GA） （top view）

## Product Marking



48－Lead LQFP（FG）

$Y Y=Y e a r$ Sealed
WW＝Week Sealed
L＝Lot Number ＝＂Green＂Packaging
48－Ball fpBGA（GA）

## Recommended Operating Conditions

| Sym | Parameter | Value |
| :---: | :--- | ---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic power supply voltage | 3.0 V to 5.5 V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Positive high voltage supply | +40 V to $\mathrm{V}_{\mathrm{NN}}+200 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{NN}}$ | Negative high voltage supply | -40 V to -160 V |
| $\mathrm{~V}_{I H}$ | High level input voltage | $0.9 \mathrm{~V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Low level input voltage | 0 V to $0.1 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{SIG}}$ | Analog signal voltage peak－to－peak | $\mathrm{V}_{\mathrm{NN}}+10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free air temperature | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

## Notes：

1．Power up／down sequence is arbitrary except GND must be powered－up first and powered－down last．
2．$\quad V_{S / G}$ must be within $V_{N N}$ and $V_{P P}$ or floating during power up／down transition．
3．Rise and fall times of power supplies $V_{D D}, V_{P P}$ and $V_{N N}$ should not be less than 1.0 msec ．

## DC Electrical Characteristics

(over recommended operating conditions unless otherwise noted)

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Typ | Max | Min | Max |  |  |  |
| $\mathrm{R}_{\text {ONS }}$ | Small signal switch on-resistance | - | 30 | - | 26 | 38 | - | 48 | $\Omega$ | $\mathrm{I}_{\text {SIG }}=5 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \end{aligned}$ |
|  |  | - | 25 | - | 22 | 27 | - | 32 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | 25 | - | 22 | 27 | - | 30 |  | $\mathrm{I}_{\text {SIG }}=5 \mathrm{~mA}$ | $\begin{aligned} & V_{P P}=+100 \mathrm{~V} \\ & V_{N N}=-100 \mathrm{~V} \end{aligned}$ |
|  |  | - | 18 | - | 18 | 24 | - | 27 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
|  |  | - | 23 | - | 20 | 25 | - | 30 |  | $\mathrm{I}_{\text {SIG }}=5 \mathrm{~mA}$ | $\begin{aligned} & V_{P P}=+160 \mathrm{~V} \\ & V_{N N}=-40 \mathrm{~V} \end{aligned}$ |
|  |  | - | 22 | - | 16 | 25 | - | 27 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ |  |
| $\Delta \mathrm{R}_{\text {ONs }}$ | Small signal switch on-resistance matching | - | 20 | - | 5.0 | 20 | - | 20 | \% | $\begin{aligned} & \mathrm{I}_{\mathrm{SIG}}=5.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=+100 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{R}_{\text {ONL }}$ | Large signal switch on-resistance | - | - | - | 15 | - | - | - | $\Omega$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\text {PP }}-10 \mathrm{~V}, \mathrm{I}_{\text {SIG }}=1.0 \mathrm{~A}$ |  |
| $\mathrm{I}_{\text {sol }}$ | Switch off leakage per switch* | - | 5.0 | - | 1.0 | 10 | - | 15 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}$ and $\mathrm{V}_{\text {NN }}+10 \mathrm{~V}$ |  |
| $\mathrm{V}_{\text {os }}$ | DC offset switch off* | - | 300 | - | 100 | 300 | - | 300 | mV | 100K $\Omega$ load |  |
|  | DC offset switch on* | - | 500 | - | 100 | 500 | - | 500 | mV |  |  |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current | - | - | - | 10 | 50 | - | - | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\mathrm{NNQ}}$ | Quiescent $\mathrm{V}_{\mathrm{NN}}$ supply current | - | - | - | -10 | -50 | - | - | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\mathrm{PP}}$ supply current | - | - | - | 10 | 50 | - | - | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\mathrm{sw}}=5.0 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\text {NNQ }}$ | Quiescent $\mathrm{V}_{\text {NN }}$ supply current | - | - | - | -10 | -50 | - | - | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\mathrm{sw}}=5.0 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\text {sw }}$ | Switch output peak current | - | 3.0 | - | 3.0 | 2.0 | - | 2.0 | A | $\mathrm{V}_{\text {SIG }}$ duty cycle $<0.1 \%$ |  |
| $\mathrm{f}_{\text {sw }}$ | Output switching frequency | - | - | - | - | 50 | - | - | kHz | Duty cycle $=50 \%$ |  |
| $I_{\text {PP }}$ | Average $\mathrm{V}_{\mathrm{PP}}$ supply current | - | 6.5 | - | - | 7.0 | - | 8.0 | mA | $\begin{aligned} & V_{P P}=+40 \mathrm{~V} \\ & V_{N N}=-160 \mathrm{~V} \end{aligned}$ | All output switches are turning on and off at 50 KHz with no load. |
|  |  | - | 4.0 | - | - | 5.5 | - | 5.5 |  | $\begin{aligned} & V_{P P}=+100 \mathrm{~V} \\ & V_{N N}=-100 \mathrm{~V} \\ & \hline \end{aligned}$ |  |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & V_{P P}=+160 \mathrm{~V} \\ & V_{N N}=-40 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{I}_{\text {NN }}$ | Average $\mathrm{V}_{\mathrm{NN}}$ supply current | - | 6.5 | - | - | 7.0 | - | 8.0 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \end{aligned}$ | All output switches are turning on and off at 50 KHz with no load. |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & V_{P P}=+100 \mathrm{~V} \\ & V_{N N}=-100 \mathrm{~V} \end{aligned}$ |  |
|  |  | - | 4.0 | - | - | 5.0 | - | 5.5 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{I}_{\mathrm{DD}}$ | Average $\mathrm{V}_{\text {DD }}$ supply current | - | 4.0 | - | - | 4.0 | - | 4.0 | mA | $\mathrm{f}_{\mathrm{CLK}}=5.0 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent $V_{D D}$ supply current | - | 10 | - | - | 10 | - | 10 | $\mu \mathrm{A}$ | All logic inputs are static |  |
| $\mathrm{I}_{\text {SOR }}$ | Data out source current | 0.45 | - | 0.45 | 0.70 | - | 0.40 | - | mA | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {DD }}-0.7 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {SIIK }}$ | Data out sink current | 0.45 | - | 0.45 | 0.70 | - | 0.40 | - | mA | $\mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Logic input capacitance | - | 10 | - | - | 10 | - | 10 | pF | --- |  |

[^0]
## AC Electrical Characteristics

(over recommended operating conditions, $V_{D D}=5.0 \mathrm{~V}, t_{R}=t_{F} \leq 5 n s, 50 \%$ duty cycle, $C_{L O A D}=20 \mathrm{pF}$ unless otherwise noted)

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Typ | Max | Min | Max |  |  |
| $\mathrm{t}_{\text {SD }}$ | Set up time before $\overline{\mathrm{LE}}$ rises | 25 | - | 25 | - | - | 25 | - | ns | --- |
| $t_{\text {wLE }}$ | Time width of $\overline{\text { LE }}$ | 56 | - | - | 56 | - | 56 | - | ns | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |
|  |  | 12 | - | - | 12 | - | 12 | - |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{D}}$ | Clock delay time to data out | 50 | 100 | 50 | 78 | 100 | 50 | 100 | ns | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |
|  |  | 15 | 40 | 15 | 30 | 40 | 15 | 40 |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\text {wCL }}$ | Time width of CL | 55 | - | 55 | - | - | 55 | - | ns | --- |
| $t_{\text {su }}$ | Set up time data to clock | 21 | - | - | 21 | - | 21 | - | ns | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |
|  |  | 7 | - | - | 7 | - | 7 | - |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{H}}$ | Hold time data from clock | 2 | - | 2 | - | - | 2 | - | ns | $\mathrm{V}_{\text {DD }}=3.0$ or 5.0 V |
| $\mathrm{f}_{\text {CLK }}$ | Clock frequency | - | 8 | - | - | 8 | - | 8 | MHz | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | Clock rise and fall times | - | 50 | - | - | 50 | - | 50 | ns | --- |
| $\mathrm{T}_{\text {ON }}$ | Turn on time* | - | 5.0 | - | - | 5.0 | - | 5.0 | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\text {PP }}-10 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \mathrm{~K} \Omega$ |
| $\mathrm{T}_{\text {OFF }}$ | Turn off time* | - | 5.0 | - | - | 5.0 | - | 5.0 | $\mu \mathrm{s}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\text {PP }}-10 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \mathrm{~K} \Omega$ |
| dv/dt | Maximum $\mathrm{V}_{\text {SIG }}$ slew rate | - | 20 | - | - | 20 | - | 20 | $\mathrm{v} / \mathrm{ns}$ | $\mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $V_{P P}=+100 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}$ |
|  |  | - | 20 | - | - | 20 | - | 20 |  | $\mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}, \mathrm{~V}_{\text {NN }}=-40 \mathrm{~V}$ |
| K | Off isolation* | -30 | - | -30 | -33 | - | -30 | - | dB | $\mathrm{f}=5.0 \mathrm{MHz}, 1 \mathrm{~K} \Omega / / 15 \mathrm{pF}$ load |
|  |  | -58 | - | -58 | - | - | -58 | - |  | $\mathrm{f}=5.0 \mathrm{MHz}, 50 \Omega$ load |
| $\mathrm{K}_{\mathrm{CR}}$ | Switch crosstalk* | -60 | - | -60 | -70 | - | -60 | - | dB | $\mathrm{f}=5.0 \mathrm{MHz}, 50 \Omega$ load |
| $\mathrm{I}_{10}$ | Output switch isolation diode current | - | 300 | - | - | 300 |  | 300 | mA | 300ns pulse width, 2.0\% duty cycle |
| $\mathrm{C}_{\text {SG(OFF) }}$ | Off capacitance SW to GND | 5.0 | 17 | 5.0 | 12 | 17 | 5.0 | 17 | pF | $0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ |
| $\mathrm{C}_{\text {SG(ON) }}$ | On capacitance SW to GND | 25 | 50 | 25 | 38 | 50 | 25 | 50 | pF | $0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ |
| $+\mathrm{V}_{\text {SPK }}$ $-\mathrm{V}_{\text {SPK }}$ | Output voltage spike* | - | - | - | - | 150 | - | - | mV | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{LOAD}}=50 \Omega \end{aligned}$ |
| $+\mathrm{V}_{\text {SPK }}$ $-\mathrm{V}_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  | $\begin{aligned} & V_{P P}=+100 \mathrm{~V}, V_{N N}=-100 \mathrm{~V}, \\ & R_{\text {LOAD }}=50 \Omega \end{aligned}$ |
| $+\mathrm{V}_{\text {SPK }}$ $-\mathrm{V}_{\text {SPK }}$ |  | - | - | - | - | 150 | - | - |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{LOAD}}=50 \Omega \end{aligned}$ |
| QC | Charge injection* | - | - | - | 820 | - | - | - | pC | $\mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V}, \mathrm{~V}_{\text {SIG }}=0 \mathrm{~V}$ |
|  |  | - | - | - | 600 | - | - | - |  | $\mathrm{V}_{\mathrm{PP}}=+100 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}, \mathrm{~V}_{\text {SIG }}=0 \mathrm{~V}$ |
|  |  | - | - | - | 350 | - | - | - |  | $\mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V}, \mathrm{~V}_{\text {SIG }}=0 \mathrm{~V}$ |

[^1]
## Test Circuits



HV2601

## Logic Function Table

| D0 | D1 | ... | D7 | D8 | ... | D15 | LE | CL | swo | SW1 | ... | SW7 | SW8 | ... | SW15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | - | $\ldots$ | - | - | $\ldots$ | - | L | L | OFF | - | $\ldots$ | - | - | $\ldots$ | - |
| H | - |  | - | - |  | - | L | L | ON | - |  | - | - |  | - |
| - | L |  | - | - |  | - | L | L | - | OFF |  | - | - |  | - |
| - | H |  | - | - |  | - | L | L | - | ON |  | - | - |  | - |
| - | - |  | - | - |  | - | L | L | - | - |  | - | - |  | - |
| - | - |  | - | - |  | - | L | L | - | - |  | OFF | - |  | - |
| - | - |  | L | - |  | - | L | L | - | - |  | ON | - |  | - |
| - | - |  | H | - |  | - | L | L | - | - |  | - | OFF |  | - |
| - | - |  | - | L |  | - | L | L | - | - |  | - | ON |  | - |
| - | - |  | - | H |  | - | L | L | - | - |  | - | - |  | - |
| - | - |  | - | - |  | - | L | L | - | - |  | - | - |  | - |
| - | - |  | - | - |  | - | L | L | - | - |  | - | - |  | - |
| - | - |  | - | - |  | - | L | L | - | - |  | - | - |  | - |
| - | - |  | - | - |  | - | L | L | - | - |  | - | - |  | - |
| - | - |  | - | - |  | L | L | L | - | - |  | - | - |  | OFF |
| - | - |  | - | - |  | H | L | L | - | - |  | - | - |  | ON |
| X | X | X | X | X | X | X | H | L |  |  | P | EVIO | STAT |  |  |
| X | X | X | X | X | X | X | X | H |  |  | L | ITCH | OFF |  |  |

## Notes:

1. The 16 switches operate independently.
2. Serial data is clocked in on the $L$ to $H$ transition of the CLK

All 16 switches go to a state retaining their latched condition at the rising edge of $\overline{L E}$. When $\overline{L E}$ is low the shift registers data flow through the latch. $D_{\text {out }}$ is high when data in the shift register 15 is high.
Shift registers clocking has no effect on the switch states if $\overline{L E}$ is high.
The CL clear input overrides all other inputs.

## Logic Timing Waveforms



## Pin Configuration

48-Lead LQFP (FG)

| Pin \# | Function |
| :---: | :---: |
| 1 | NC |
| 2 | NC |
| 3 | SW4B |
| 4 | SW4A |
| 5 | SW3B |
| 6 | SW3A |
| 7 | SW2B |
| 8 | SW2A |
| 9 | SW1B |
| 10 | SW1A |
| 11 | SW0B |
| 12 | SW0A |


| Pin \# | Function |
| :---: | :---: |
| 13 | VNN |
| 14 | NC |
| 15 | VPP |
| 16 | NC |
| 17 | GND |
| 18 | VDD |
| 19 | DIN |
| 20 | CLK |
| 21 | $\overline{\text { LE }}$ |
| 22 | CLR |
| 23 | DOUT |
| 24 | NC |


| Pin \# | Function |
| :---: | :---: |
| 25 | SW15B |
| 26 | SW15A |
| 27 | SW14B |
| 28 | SW14A |
| 29 | SW13B |
| 30 | SW13A |
| 31 | SW12B |
| 32 | SW12A |
| 33 | SW11B |
| 34 | SW11A |
| 35 | NC |
| 36 | NC |


| Pin \# | Function |
| :---: | :---: |
| 37 | SW10B |
| 38 | SW10A |
| 39 | SW9B |
| 40 | SW9A |
| 41 | SW8B |
| 42 | SW8A |
| 43 | SW7B |
| 44 | SW7A |
| 45 | SW6B |
| 46 | SW6A |
| 47 | SW5B |
| 48 | SW5A |

Pin Configuration 48-Ball fpBGA (GA)

| Ball \# | Function |
| :---: | :---: |
| A1 | SW5A |
| A2 | SW5B |
| A3 | SW7A |
| A4 | SW7B |
| A5 | SW9A |
| A6 | SW9B |
| B1 | SW6A |
| B2 | SW6B |
| B3 | SW8A |
| B4 | SW8B |
| B5 | SW10A |
| B6 | SW10B |


| Ball \# | Function |
| :---: | :---: |
| C1 | SW4B |
| C2 | SW3B |
| C3 | SW2B |
| C4 | SW13A |
| C5 | SW12A |
| C6 | SW11A |
| D1 | SW4A |
| D2 | SW3A |
| D3 | SW2A |
| D4 | SW13B |
| D5 | SW12B |
| D6 | SW11B |


| Ball \# | Function |
| :---: | :---: |
| E1 | SW1B |
| E2 | SW0B |
| E3 | SW15B |
| E4 | SW15A |
| E5 | SW14B |
| E6 | SW14A |
| F1 | SW1A |
| F2 | SW0A |
| F3 | NC |
| F4 | NC |
| F5 | VDD |
| F6 | NC |


| Ball\# | Function |
| :---: | :---: |
| G1 | NC |
| G2 | GND |
| G3 | NC |
| G4 | DIN |
| G5 | CLK |
| G6 | DOUT |
| H1 | VNN |
| H2 | NC |
| H3 | VPP |
| H4 | NC |
| H5 | $\overline{\text { LE }}$ |
| H6 | CLR |

NC = No Internal Connection

## 48-Lead LQFP Package Outline (FG)

## $7.00 \times 7.00 \mathrm{~mm}$ body, 1.60 mm height (max), 0.50 mm pitch




View B


Side View

Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e | L | L1 | L2 | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 1.40* | 0.05 | 1.35 | 0.17 | 8.80* | 6.80* | 8.80* | 6.80* | $\begin{aligned} & 0.50 \\ & \text { BSC } \end{aligned}$ | 0.45 | $\begin{aligned} & 1.00 \\ & \text { REF } \end{aligned}$ | $\begin{aligned} & 0.25 \\ & \text { BSC } \end{aligned}$ | $0^{\circ}$ |
|  | NOM | - | - | 1.40 | 0.22 | 9.00 | 7.00 | 9.00 | 7.00 |  | 0.60 |  |  | $3.5^{\circ}$ |
|  | MAX | 1.60 | 0.15 | 1.45 | 0.27 | 9.20* | 7.20* | 9.20* | 7.20* |  | 0.75 |  |  | $7{ }^{\circ}$ |

[^2]
## 48-Ball fpBGA Package Outline (GA) <br> $7.00 \times 8.00 \mathrm{~mm}$ body, 1.20 mm height (max), 0.75 mm pitch



## Notes:

1. Ball A1 identifier must be located in the index area indicated. Ball A1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
2. Corner A1 identifier (actual shape may vary).

| Symbol |  | A | A1 | A2 | b | D | D1 | E | E1 | e |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dimension (mm) | MIN | 0.86 | 0.18 | 0.68 | 0.25 | 6.90 | $\begin{aligned} & 3.75 \\ & \text { BSC } \end{aligned}$ | 7.90 | $\begin{aligned} & 5.25 \\ & \text { BSC } \end{aligned}$ | $\begin{aligned} & 0.75 \\ & \text { BSC } \end{aligned}$ |
|  | NOM | 1.01 | 0.23 | 0.78 | 0.30 | 7.00 |  | 8.00 |  |  |
|  | MAX | 1.16 | 0.28 | 0.88 | 0.35 | 7.10 |  | 8.10 |  |  |

Drawings not to scale.
Supertex Doc. \#: DSPD-48fpBGAGA, Version C020309.
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

[^3]
[^0]:    * See Test Circuits on page 5

[^1]:    * See Test Circuits on page 5

[^2]:    JEDEC Registration MS-026, Variation BBC, Issue D, Jan. 2001.

    * This dimension is not specified in the JEDEC drawing.

    Drawings are not to scale.
    Supertex Doc. \#: DSPD-48LQFPFG Version, D041309.

[^3]:    Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http//www.supertex.com.

